DESIGN AND IMPLEMENTATION OF LOW POWER THERMAL AWARE ATM

A Power Aware Cache and Register File Design Space Exploration

Design and Implementation of Power-Aware Virtual Memory

Despite constant improvements in fabrication technology, hardware components are consuming more power than ever. With the everincreasing demand for higher performance in highly-integrated systems, and as battery technology falls further behind, managing energy is becoming critically important to various embedded and mobile systems. In this paper, we propose and implement power-aware virtual mem...

‏‎design of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process‎‏

برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به ‏‎a/d‎‏ و‏‎d/a‎‏ بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...

a power aware cache and register file design space exploration

0

Design and Implementation of a Flexible, QoS-Aware IP/ATM Adaptation Module

The overlaying of IP-based networks onto ATM subnetworks is a network configuration pattern found increasingly often. While IP networks traditionally only offer plain "best-effort" service they are now evolving to offer more sophisticated services. Nevertheless, the exact mechanisms for providing QoS in IP networks are not yet settled and essentially non-existing in today’s production-level net...